The RF junction varactors are employed as electro-static discharge (ESD) protection devices and co-designed with 60 GHz low-noise amplifier (LNA) fabricated in a 65-nm CMOS technology. The junction varactor acts as an ESD diode to bypass ESD current during ESD zapping, and also utilized as a capacitor to be a part of input matching network of the LNA in normal RF operation. By transmission line pulse (TLP) measurement, the ESD protection capabilities of RF junction varactors are characterized with different device parameters. The experimental results demonstrate excellent second breakdown currents (I t2 ) and high ratios of the ESD levels to parasitic capacitances (V ESD =C ESD ). With ESD/matching co-design methodology, the ESD-protected LNA demonstrates a second breakdown current I t2 of 1.4 A, corresponding to a 2-kV human-body-model (HBM) ESD protection level with a noise figure (NF) of 6.6 dB and a peak gain of 16.5 dB at 60 GHz under a power consumption of only 28 mW.
Introduction
As technology scaling down, the CMOS process featuring impressive f T and low-power consumption becomes the best candidate for fully-integrated RF transceivers. [1] [2] [3] [4] [5] [6] Electrostatic discharge (ESD) protection is one of the most important reliability concerns in RFICs, especially for the advanced technology node with high operating frequencies. [6] [7] [8] [9] [10] Because the reduced gate oxide thickness and hence lowered gate oxide breakdown voltage, the device is more sensitive to ESD-induced damage. 10) Figure 1 shows the circuit blocks of a typical RF receiver with the ESD protection block. Assuming the noise contribution from the circuit blocks after the mixer can be neglected, the system noise figure can be calculated as F System ¼ F ESD þ F LNA þ ðF Mixer À 1Þ=G LNA , where F System , F ESD , F LNA , and F Mixer represent the noise figure (NF) of the system and the individual blocks, respectively, and G LNA is the power gain of the low-noise amplifier (LNA). It should be emphasized that F ESD is equivalent to the loss introduced by the ESD block, and is directly added into the system noise figure.
Several conventional ESD diodes [shallow-trench isolation diode, poly-bounded diode, and local oxide of silicon (LOCOS) diode] and silicon controlled rectifier (SCR) based ESD devices, 7, 8) were reported and widely used in on-chip ESD protection. However, the main issue is associated with the impact of the ESD diode on the core RF circuits (LNA) for high frequency design such as 60 GHz applications. 9) Differing from previous works, [7] [8] [9] an RF junction varactor utilized as ESD protection device is adopted in this work. Compared to the conventional ESD diodes and SCR-based ESD devices, the RF junction varactor has the advantages of simple layout, reduced parasitics, and scaleable RF model provided in foundry process design kits (PDKs), which is suitable for co-designing ESD and LNA circuits. By codesigned methodology, the ESD devices using RF junction varactors are performed as a part of input matching network of the 60-GHz LNA, which optimize RF and ESD performances simultaneously. By characterizing with transmission line pulse (TLP) measurements, the optimized geometry of the junction varactor (L ¼ 0:15 m, W ¼ 2 m, and N ¼ 25) achieves the best figure-of-merit (FOM ¼ V ESD =C ESD ) up to 98.1 kV/fF. The obtained RF junction varactors are then employed to realize an ESDprotected LNA at 60 GHz (V-band). The ESD-protected LNA demonstrates a 1.4-A TLP current level, corresponding to a 2-kV human-body-model (HBM) ESD protection level. Also, the LNA achieves a power gain of 16.5 dB and a noise figure of 6.6 dB at 60 GHz under a power consumption of only 28 mW in 65 nm CMOS.
RF ESD Protection Devices

Review of RF ESD protection devices
Various ESD protection devices for RF applications were reported. A polycrystalline silicon (poly-Si) SCR ESD device was proposed with improved Q-factor and reduced signal loss. 8) Figure 2 (a) shows the cross section view of the device. The P+-N+-P+-N+ SCR structure is formed in the poly-Si layer on top of field oxide, making the noise coupling effect reduced to meet the requirements of lowcapacitance ESD protection for RF applications. However, the drawback is the additional process of the field oxide formation. Figure 2(b) shows the cross section view of a poly-bounded diode (gated diode) ESD device.
9) The polybounded diode has no shallow-trench-isolation (STI) between the P+ and N+ diffusion, which results in a reduced series resistance. The poly gate is shorted with the cathode to reduce parasitic capacitance. Alternative to using the active ESD devices, the ESD design using inductor or transmission line were also reported.
11) A multilayer coplanar waveguide (MCPW) inductor L ESD for grounding the ESD current was designed to tune out the pad capacitance at f 0 . The inductor acts as a low-pass filter for the ESD signal, bypasses ESD current to ground, and allows the RF signal to pass to the RF core circuit (high-pass for the RF signal). The inductor can be performed by =4 transmission line or folded meander line. The main drawback is the inductors consume a large chip area size.
Design of RF junction varactors for ESD protection
Junction varactor usually implemented as reverse-biased p-n junction for the voltage-dependent tunable capacitor, exhibiting higher Q-factors compared to accumulation-mode MOS varactor for LC-based voltage controlled oscillator (VCO).
12) The junction varactor was also employed for tunable matching network for dynamic load modulation of high power amplifiers.
13) The junction varactor here is proposed to act as a tunable capacitor in normal RF operation (reverse bias), while functions as an ESD diode to bypass ESD current during ESD zapping (forward bias). The ESD design needs to take special considerations of small on-resistance and high failure current (I t2 ), compared to the junction varactor design for voltage-dependent tunable capacitors or tunable matching network. When the junction varactor used as ESD protection device, the enough via number and metal width in both terminals (anode and cathode) are necessary to reduce on-resistance (R ON ) and prevent electron-migration issue. There is a trade-off between ESD robustness and ESD device induced parasitic. Under a fixed ESD device area, the multi-cross-finger topology of junction varactor as ESD device can handle a large ESD current with a reduced parasitic resistance and easy for metal routing, because the ESD capability is dominated by the junction edge instead of the bottom area. Note the total width of metal layers and the numbers of contact and via, along the ESD paths, determine the onresistance (R ON ) during ESD zapping.
Figure 3(a) shows the cross-section view of the fingertype junction varactor with the structure of parallel connected p-n junction in the n-well for ESD protection. Figure 3 (b) illustrates the corresponding layout view of RF junction varactor with a multi-finger topology. In the design of customized junction varactors, the maximum allowed contact and via density, and metal width are utilized along the ESD current path to reduce the on-resistance. Compared with the single-finger layout approach for the ESD design, the multi-finger layout can reduce the parasitic resistances and inductances owing to the parallel connected finger and reduced length of each finger for a certain total finger width. Also, the bypass current capability is enhanced since the overall junction periphery increases under a fixed device area. connected finger and reduced length of each finger compared with the single-finger layout approach for ESD design. Also, the ESD capability is enhanced since the overall junction periphery increases under a fixed device area.
Characterization of RF junction varactors for ESD protection
The TLP measurement system is widely used for ESD characterization.
14) An ESD pulse with 10-ns rise time and 100-ns pulse width is generated to simulate the HBM ESD condition, and the DC leakage current test is performed after each ESD pulse stress to monitor the device. The secondary breakdown point I t2 is determined by a sudden increase of the leakage current. The relation between I t2 and the HBM ESD level (V HBM ) can be approximated as V HBM ðVÞ $ I t2 ðAÞ Á R HBM ðÞ, where R HBM (¼ 1:5 k) is to describe the equivalent human body resistance. 14) In an effort for designing the junction varactor for ESD protection robustness, the optimization will be focused on the failure current (I t2 ) and on-state resistance (R ON ) of the device. The bypass ESD current capability of junction varactor utilized as ESD device is investigated by the device width (W ¼ 1, 2, and 5 m) and finger number (N ¼ 25 and 50). The minimum device length of 0.15 m was selected to increase the total peripheral. Figure 4 shows the TLP measurement currentvoltage (I-V ) curves of junction varactors with different device parameters. In Fig. 5(a) , for a fixed finger number (N), I t2 increases proportional to the device width due to the linearly reduced on-resistance. In Fig. 5(b) , for a fixed device width (W), I t2 increases proportional to the finger number. Under the estimated HBM ESD level from TLP failure current, ESD robustness of the junction varactor increases as device size increasing with proportionally increased capacitance. Table I summarizes the ESD performance characterization results of junction varactors with different device parameters. By taking the extracted parasitic capacitance into consideration in Table I , the optimal device size of W2N25 (W ¼ 2 m and N ¼ 25) can be obtained, which exhibits the best FOM up to 98.1 V/fF. Further, from the equivalent circuit model shown in Fig. 3(c) , as the diode size becomes larger, the increased substrate parasitic capacitance C sub is correlated to the increased loss of the diode at high frequencies, which induces a low-impedance signal path to the substrate directly. This indicates the increased periphery of the device will ideally increase the ESD capability, however, the associate increased series parasitic resistance in both larger width (W ¼ 5 m) and long interconnects saturate the ESD capability and introduce additional losses. The AC characteristics of RF junction varactors are also performed by the simulation of insertion loss. Figure 5 with the size of W ¼ 2 m and N ¼ 25, W2N25) with ideal conjugate matching at 60 GHz. As can be seen, the insertion loss is 1.4 dB. The extra loss will add an equivalent amount of NF to the LNA directly, as illustrated in Fig. 1 . These experimental studies demonstrate that the junction varactor can be utilized for RF ESD protection design.
Circuit Design
ESD protection network
The ESD protection network is typically a dual-diode topology, which consists of junction varactors (JV T and JV B ) together with power clamp (M ESD , M P , M N , R, and M C ) to complete the ESD paths (PD, PS, ND, and ND modes) 7, 15) as shown in Fig. 6 . The power clamp provides a low-impedance path from the power supply to ground during an ESD zap. The power clamp with gate driven topology has a low turn-on voltage, high turn-on speed, and relatively small leakage current, which is suitable for ESD design in advanced technology nodes with a small gateoxide breakdown voltage.
16) The MOS capacitor M C and P-type poly resistor R produce a RC time delay to ensure M ESD functions correctly during an ESD event. Note that parasitic resistances and capacitances introduced by the power clamp are not that critical for the RF characteristics since this block is connected between the power rails only.
LNA configuration
The complete ESD-protected LNA is also shown in Fig. 6 . The LNA employs a two-stage cascode topology. The inductive source degeneration (L S ) is used for simultaneous noise and power matching, which forms the input matching with L G1 , JV T , and JV B . Also, the inductive loads (L D1 and L D2 ) are used for gain peaking and impedance matching. The capacitor C 12 performs as the DC block between the two stages, and works together with L G2 and L D1 as the inter-stage matching. The inductor L D2 and capacitor C D2 are also utilized as the output matching network. The transistor size is determined by investigating the noise and gain characteristics as a function of finger width and bias. Note that gate terminals of M 2 and M 4 are connected to V DD through RC circuits (R B1 , C B1 and R B2 , C B2 ) instead of direct tied to V DD , respectively, for better ESD immunity and AC ground.
Results and Discussion
The ESD-protected LNA was fabricated in a 65-nm CMOS GP process. This process features a gate oxide thickness of $2 nm and a top metal thickness of 3.4 m. Figure 7 shows the chip micrograph of the implemented 60-GHz LNA with ESD protection using junction varactors. The chip of the proposed ESD-protected LNA is with an area size of 0:52 Â 0:7 mm 2 , including the probing pads for on-wafer testing.
RF measurements
The RF characteristics were measured on-wafer using Cascade G-S-G microwave probes with a 100-m pitch. The S-parameters and noise measurements were performed by the power network analyzer (PNA) and noise figure analyzer, respectively. The short-open-load-thru (SOLT) calibration and loss compensation have been done before the measurements. The LNA operates from a 1.0 V supply and draws a current of 28 mA. Figure 8 shows the measured S 11 , S 21 , and NF of the LNA, respectively. The LNA presents a peak power gain of 16.5 dB, an input return loss of 22 dB, and a NF of 6.6 dB at the center frequency of 60 GHz. Figure 9 shows the TLP test results of different testing modes (PD, PS, ND, and NS) for the ESD-protected LNA. In the PD mode, the I-V curve presents a linear characteristic, indicating the ESD bypass current enters the RF input pad and flows through JV T to V DD . The almost identical I-V curves of the NS mode and PD mode are due to the same ESD device size used for both JV B and JV T . In the PS mode, the I-V curve also illustrates a linear characteristic, suggesting the ESD bypass current travels through JV T to V DD , and flows to power clamp and then reaches V SS . In the four testing modes, a minimum second breakdown current (I t2 ) up to 1.4 A is achieved, corresponding to a 2-kV HBM ESD level. Note the measured TLP I-V characteristic of the power clamp is larger than 5.2 A, demonstrating the ESD performance is limited by the junction varacters ðJV T ; JV B Þ at RF input pad. In addition, an ESD zap tester system was employed to characterize the machine model (MM) protection effectiveness. The stress voltage starts from 25 to 500 V with voltage step of 25 V. Also, the TLP testing system has been modified for the charge-device-model (CDM) ESD protection, called very fast TLP (VFTLP). Unlike the CDM stress, which stresses one terminal of device after having charged it, the VFTLP is a two terminal test. The pulse width is reduced from 100 ns (standard TLP for HBM) to 1 ns in VFTLP, and rise time is reduced from 10 to 0.2 ns, respectively. Table II summarizes the ESD testing results of different pin combinations for different ESD models (HBM, MM, and CDM), respectively. The proposed ESDprotected LNA can achieve 2 kV HBM, 200 V MM, and a minimum VFTLP current of 4.5 A ESD level. Table III compares this work with other published LNAs at V-band, where FOM 1 and FOM 2 (including ESD protection levels) are as follows:
ESD testing results
With low noise, high gain, low power consumption, and high ESD protection level, the proposed LNA using junction varactors achieves excellent figure-of-merits. 
Conclusions
In this paper, an ESD-protected 60-GHz LNA was realized in 65-nm CMOS technology using the proposed RF junction varactors as the ESD devices. With the investigation on the ESD protection capability, the modified RF junction varactors were co-designed as a part of the LNA matching network. The LNA demonstrated a minimum 1.4-A TLP failure level, which is corresponding to a 2-kV HBM ESD protection. Also the LNA can achieve 200 V MM and a 4.5-A VFTLP current ESD performance. Under a power consumption of only 28 mW, the ESD-protected LNA achieved an excellent NF of 6.6 dB and a peak power gain of 16.5 dB.
